The figure of merit of a logic family is given by the product of:

This question was previously asked in
ESE Electronics 2010 Paper 2: Official Paper
View all UPSC IES Papers >
  1. Gain and bandwidth
  2. Propagation delay time and power dissipation
  3. Fan-out and propagation delay time
  4. Noise margin and power dissipation

Answer (Detailed Solution Below)

Option 2 : Propagation delay time and power dissipation
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
20 Qs. 40 Marks 24 Mins

Detailed Solution

Download Solution PDF

Figure of merit = Propagation Delay × Power Dissipation

For the best IC operation, FOM should be as small as possible.

Units: ns × mW

= pJ (pico Joule)

Propagation delay (tpd­):

tPHL = delay time in going form High to low logic

tPLH = Delay time in going from low to High logic

Power dissipation (PD):

PD(avg) = Icc × Vcc

VCC = power supply

ICC = avg collector current calculated as the average of the High and low current, i.e.

Latest UPSC IES Updates

Last updated on Jul 2, 2025

-> ESE Mains 2025 exam date has been released. As per the schedule, UPSC IES Mains exam 2025 will be conducted on August 10. 

-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

Hot Links: teen patti master 2025 teen patti flush online teen patti teen patti gold rummy teen patti